Express Mail Label No. EL046034266US 06-23-00

A

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
BU9-99-197

Total Pages in this Submission
3

TO THE ASSISTANT COMMISSIONER FOR PATENTS
Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

METHOD FOR ETCHING A SEMICONDUCTOR SUBSTRATE USING GERMANIUM HARD MARK

and invented by:

Furukawa, et al.

24241
PATENT TRADEMARK OFFICE

If a CONTINUATION APPLICATION, *check appropriate box and supply the requisite information:*

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below

2. ☒ Specification having **15** pages and including the following:

   a. ☒ Descriptive Title of the Invention

   b. ☐ Cross References to Related Applications *(if applicable)*

   c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*

   d. ☐ Reference to Microfiche Appendix *(if applicable)*

   e. ☒ Background of the Invention

   f. ☒ Brief Summary of the Invention

   g. ☒ Brief Description of the Drawings *(if drawings filed)*

   h. ☒ Detailed Description

   i. ☒ Claim(s) as Classified Below

   j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. BU9-99-197
Total Pages in this Submission 3

Application Elements (Continued)

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
   a. ☒ Formal Number of Sheets 6
   b. ☐ Informal Number of Sheets

4. ☒ Oath or Declaration
   a. ☒ Newly executed *(original or copy)* ☐ Unexecuted
   b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
   c. ☒ With Power of Attorney ☐ Without Power of Attorney
   d. ☐ *DELETION OF INVENTOR(S)*
   Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Computer Program in Microfiche *(Appendix)*

7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
   a. ☐ Paper Copy
   b. ☐ Computer Readable Copy *(identical to computer copy)*
   c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☒ Assignment Papers *(cover sheet & document(s))*

9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*

10. ☐ English Translation Document *(if applicable)*

11. ☒ Information Disclosure Statement/PTO-1449 ☒ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Acknowledgment postcard

14. ☒ Certificate of Mailing
   ☐ First Class ☒ Express Mail *(Specify Label No.)*: EL046034266 US

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
BU9-99-197
Total Pages in this Submission
3

Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. ☐ Additional Enclosures *(please identify below):*

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra		Rate	Fee
Total Claims	20	- 20 =	0	x	$18.00	$0.00
Indep. Claims	3	- 3 =	0	x	$78.00	$0.00
Multiple Dependent Claims (check if applicable) ☐						$0.00
					BASIC FEE	$690.00
OTHER FEE *(specify purpose)*						$0.00
					TOTAL FILING FEE	$690.00

☐ A check in the amount of to cover the filing fee is enclosed.

☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **IBM 09-0456** as described below. A duplicate copy of this sheet is enclosed.

- ☒ Charge the amount of **$690.00** as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Signature

William D. Sabo
Reg. No. 27,465

Dated: Jun. 22, 2000

cc:

EXPRESS MAIL EL046034266US

APPLICATION

FOR

UNITED STATES LETTERS PATENT

APPLICANT NAME: Furukawa, et al.

TITLE: **METHOD FOR ETCHING A SEMICONDUCTOR SUBSTRATE USING GERMANIUM HARD MARK**

DOCKET No.: BU9-99-197

CERTIFICATE OF MAILING UNDER 37 CFR 1.10

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service in an envelope addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C., 20231 as "Express Mail Post Office to Addressee"Mailing Label No. _____

on _____

_____
Name of person mailing paper

_____ _____
Signature Date

INTERNATIONAL BUSINESS MACHINES CORPORATION

METHOD FOR ETCHING A SEMICONDUCTOR SUBSTRATE USING GERMANIUM HARD MASK

Field of the Invention

The present invention relates, in general, to semiconductor device fabrication and, more particularly, to etching processes used in the fabrication of semiconductor devices.

Background of the Invention

Etching is widely used in the fabrication of semiconductor devices. A process for etching a pattern, e.g., a trench, in a semiconductor substrate usually starts with forming a mask on the substrate. The substrate is then etched through the mask, which defines the pattern etched in the substrate. Photo resist is typically used for forming the mask. In some processes, e.g., deep trench etching, the etch selectivity to the photo resist material is insufficient, and the etching process depletes the photo resist mask and damages the underlying substrate.

In such etching processes, a dielectric hard mask, e.g., a thick silicon dioxide or silicon nitride hard mask, can be used to effectively protect the underlying substrate. Patterning a thick dielectric hard mask requires a thick photo resist mask. However, forming small patterns in a thick photo resist mask is difficult because of the shrinking photolithography depth of focus. Thus, such etching processes are not suitable for fabricating high density and high performance semiconductor devices. In addition, silicon dioxide and silicon nitride are commonly used to form dielectric structures over a semiconductor substrate. Thus, removing the hard mask after the etching process often alters and/or damages the dielectric structures underlying the hard mask. This may adversely affect the performance, characteristics, and reliability of the semiconductor devices fabricated on the substrate. The dielectric hard mask can also be patterned using a silicon mask deposited thereon. However, the removal of the silicon

mask often alters and damages the underlying semiconductor substrate, thereby adversely affecting the performance of the semiconductor devices fabricated thereon.

Accordingly, there exists a need for a process for etching a semiconductor substrate using a hard mask that does not adversely affect the performance, characteristics, and reliability of the semiconductor devices fabricated on the semiconductor substrate. More particularly, it is desirable to be able to remove the hard mask without affecting the underlying material on the semiconductor substrate. It is also desirable for the etching process to be simple and cost efficient. It would be of further advantage for the etching process to be compatible with existing semiconductor device fabrication processes and suitable of fabricating high performance semiconductor devices.

Summary of the Invention

A general advantage of the present invention is providing a process for etching a semiconductor substrate using a hard mask that does not adversely affect the performance, characteristics, and reliability of the semiconductor devices fabricated on the semiconductor substrate. A specific advantage is that the process of removing the hard mask does not alter and/or damage the underlying structure on the semiconductor substrate. Another specific advantage of the present invention is that the etching process is suitable for fabricating high density and high performance semiconductor devices. A further advantage is that the etching process is simple and cost efficient. An additional advantage of the present invention is that the etching process is compatible with existing semiconductor device fabrication processes.

These and other advantages of the present invention are achieved through using a germanium hard mask in an etching process. In accordance with the present invention, the etching process includes forming a dielectric layer over a major surface of a semiconductor substrate and depositing a thin layer of metallic germanium over the dielectric layer. The layer of metallic germanium is patterned to form the germanium hard mask. The dielectric layer is selectively etched through the germanium hard mask to form a pattern over the semiconductor substrate, which is etched using the dielectric

layer pattern as a mask.

Patterning the thin metallic germanium layer is preferably achieved using a thin mask, e.g., a thin photo resist mask. Because of their compatibility with shallow depth of focus photolithography processes, thin photo resist masks are preferred in the fabrication of semiconductor devices with small features. Therefore, the etching process of the present invention is suitable for fabricating high density and high performance semiconductor devices. The removal of the germanium hard mask can be easily achieved by oxidizing the metallic germanium hard mask to transform it into a layer of germanium oxide and rinsing the semiconductor substrate in water to remove the germanium oxide layer. Germanium oxidation and water rinse have minimum effects on the semiconductor substrate. Therefore, the etching process of the present invention does not adversely affect the performance, characteristics, and reliability of the semiconductor devices fabricated on the semiconductor substrate. In a preferred embodiment, the germanium hard mask is removed before etching the semiconductor substrate to further protect the semiconductor devices fabricated thereon from any possible adverse effect.

Brief Description of the Drawings

FIGs. 1-6 are schematic cross sectional views of a semiconductor substrate at various stages of an etching process in accordance with the present invention.

It should be noted that the figures are merely schematic representations, which are not intended to portray specific parameters of the present invention. The figures should not be considered as limiting the scope of the present invention. In addition, the figures are not drawn to scale. Elements having similar functions are labeled using the same reference numerals in the figures.

Detailed Description of the Preferred Embodiments

Generally, the present invention provides an etching process using a germanium hard mask. The germanium hard mask is formed by patterning a metallic germanium layer deposited over a dielectric layer disposed over a semiconductor substrate. Through the germanium hard mask, the dielectric layer is selectively etched to form a pattern over the semiconductor substrate, which is etched using the dielectric layer pattern as a mask. The patterning of the metallic germanium layer is preferably achieved using a thin mask, e.g., a thin photo resist mask. The germanium hard mask is stripped away through germanium oxidation and water rinse, both of which have minimum effects on the semiconductor substrate. In a preferred embodiment, the germanium hard mask is oxidized and rinsed away before etching the semiconductor substrate.

FIG. 1 is a schematic cross sectional view of a semiconductor substrate 10 at an early stage of an etching process in accordance with the present invention. Typically, semiconductor substrate 10 shown in FIG. 1 is a part of a semiconductor wafer. By way of example, semiconductor substrate 10 is a bulk silicon substrate. However, it should be noted that the etching process of the present invention is also applicable in etching other types of substrates such as, for example, silicon semiconductor on insulator (SOI) substrates, silicon carbide substrates, gallium arsenide (GaAs) substrates, silicon germanium substrates, ceramic substrates, etc. Substrate 10 has a major surface 11. A layer 12 of silicon dioxide having a thickness between approximately 5 nanometers (nm) and approximately 30 nm is disposed on major surface 11 of substrate 10. Layer 12 serves to protect major surface 11 of substrate 10 in a process of fabricating semiconductor devices (not shown) on substrate 10 and is also referred to as a pad oxide layer. A silicon nitride layer 14 having a thickness between approximately 50 nm and approximately 300 nm and a silicon dioxide layer 16 having a thickness between approximately 800 nm and approximately 3000 nm are disposed over layer 12 of pad oxide. Silicon dioxide layer 16 is also referred to as a mask oxide layer. Pad oxide layer 12, silicon nitride layer 14, and silicon dioxide layer 16 are also referred to as dielectric layers. Techniques for forming dielectric layers 12, 14, and 16 include oxidation, deposition, etc., which are well known to those skilled in the art. Dielectric

layers 12, 14, and 16 form a dielectric stack 15 over major surface 11 of substrate 10. It should be noted that dielectric stack 15 is not limited to including three dielectric layers 12, 14, and 16 as shown in FIG. 1. In accordance with the present invention, dielectric stack 15 can includes any number of dielectric layers, e.g., one, two, four, five, etc. Further, the thickness of each layer in dielectric stack 15 is not limited to those described above. It can vary to optimize the fabrication process and devices performance.

Referring now to FIG. 2, a layer 22 of metallic germanium is deposited over dielectric stack 15. By way of example, layer 22 of metallic germanium has a thickness between approximately 40 nm and approximately 500 nm and is deposited over dielectric stack 15 in a chemical vapor deposition process. A photo resist layer 24 is deposited over metallic germanium layer 22. Using exposing and developing techniques known in the art, photo resist layer 24 is patterned to form a photolithography image over metallic germanium layer 24. In other words, a photo resist photolithography mask is formed over layer 22 of metallic germanium.

Next, metallic germanium layer 22 is etched through the photolithography image formed by photo resist layer 24. A reactive ion etching (RIE) process is preferably used to etch metallic germanium layer 22. Other etching process having a high etch selectivity between metallic germanium and photo resist can also be used to etch metallic germanium layer 22 through the mask formed by photo resist layer 24. Because of high the etch selectivity of metallic germanium relative to photo resist, photo resist layer 24 can be a thin layer of photo resist material. The thickness of photo resist layer 24 can further reduced by using a thin layer 22 of metallic germanium, thereby shortening the metallic germanium etching process. A thin photo resist mask is compatible with a shallow depth of focus photolithography processes, and therefore is preferred in the fabrication of semiconductor devices with small features. After etching layer 22 of metallic germanium, photo resist layer 24 is stripped away using techniques known in the art. The remaining germanium serves as a metallic germanium hard mask 25 over of dielectric stack 15 as shown in FIG. 3. Germanium hard mask 25 has openings, e.g., openings 26 shown in FIG. 3, through which dielectric stack 15 is selectively etched in a subsequent step of the etching process.

Referring now to FIG. 4, silicon dioxide layer 16, silicon nitride layer 14, and

pad oxide layer 12 in dielectric stack 15 are etched through germanium hard mask 25. By way of example, an RIE process is used to etch dielectric stack 15. It should be noted that dielectric layers 16, 14, and 12 in dielectric stack 15 can be etched either in a single RIE step or in several successive RIE steps, one step for etching each of dielectric layers 16, 14, and 12. The RIE process is preferably highly selective to germanium hard mask 25 so that germanium hard mask 25 will not be depleted during the etching process. After etching, dielectric stack 15 forms a dielectric hard mask 35 over major surface 11 of substrate 10. Portions of major surface 11 of substrate 10 are exposed through openings 36 in dielectric hard mask 35.

Metallic germanium hard mask 25 is preferably stripped away after forming dielectric hard mask 35. In a preferred embodiment, layer 22 of metallic germanium is oxidized and transformed into a layer 27 of germanium oxide as shown in FIG. 5. The oxidation of metallic germanium layer 22 can be achieved by placing substrate 10 in an environment of elevated temperature with ambient oxygen. In a preferred embodiment, the germanium oxidation is achieved in an anodic oxidation process, in which an electric bias is applied on metallic germanium layer 22. The time duration of the anodic oxidation process depends on the thickness of metallic germanium layer 22, the applied bias, and the temperature of substrate 10 during the oxidation process. For example, in one anodic oxidation process, a bias of approximately fifty volts is applied to metallic germanium layer 22 and semiconductor substrate 10 is placed at a temperature between approximately 500 degrees Celsius (°C) and approximately 600 °C. The oxidation process lasts between approximately fifteen minutes and approximately 60 minutes.

After oxidation, germanium oxide layer 27 can be removed or stripped from substrate 10 by rinsing substrate 10 or the semiconductor wafer that includes substrate 10 with water. After germanium oxide layer 27 is stripped from the top of dielectric stack 15 over substrate 10, dielectric stack 15 serves as dielectric hard mask 35 (shown in FIG. 6) for subsequently etching semiconductor substrate 10. To form semiconductor devices (not shown) such as, for example, field effect transistors, bipolar transistors, etc., on semiconductor substrate 10, other processing steps are performed after etching semiconductor substrate 10 through dielectric hard mask 35. These steps include, but are not limited to, forming doped regions in semiconductor substrate 10 through implantation and/or diffusion; forming dielectric structures over semiconductor

substrate 10 through oxidation, deposition, and etching; and forming conductive structures over semiconductor substrate 10. These and other process steps for forming semiconductor devices on substrate 10 are known to those skilled in the art.

Using dielectric hard mask 35 in etching semiconductor substrate 10 is compatible with forming deep trenches in semiconductor substrate 10. More particularly in a deep trench etching process, a thick dielectric hard mask like dielectric hard mask 35 shown in FIG. 6 is not prone to be depleted and, therefore, effectively protects the underlying surface of the substrate like major surface 11 of semiconductor substrate 10. In accordance with the present invention, dielectric hard mask 35 is formed by selectively etching dielectric stack 15 through thin metallic germanium hard mask 25 (shown in FIG. 4). This is achievable due to the high etch selectivity of metallic germanium with respect to dielectric materials such as silicon dioxide and silicon nitride. A thin germanium hard mask can be formed using a thin photo resist mask, thereby making the etching process of the present invention suitable for shallow focal depth photolithography processes.

A preferred way of removing metallic germanium hard mask 25 is converting metallic germanium into germanium oxide and rising away the germanium oxide with water. Germanium oxidation and water rinse has minimum adverse effects on the structures formed on semiconductor substrate 10. In accordance with the present invention, the removal of germanium hard mask 25 can be performed either before etching substrate 10 through dielectric hard mask 35 or at a later stage in the semiconductor device fabrication process. In a preferred embodiment, germanium hard mask 25 is removed after etching dielectric stack 15 to form dielectric hard mask 35 and before etching substrate 10 through dielectric hard mask 35. This approach further minimizes any possible effect of the etching process on the semiconductor devices formed on substrate 10.

By now it should be appreciated that a process for etching a semiconductor substrate has been provided. In accordance with the present invention, the etching process includes depositing a thin layer of metallic germanium on a dielectric layer disposed over a major surface of the semiconductor substrate. The metallic germanium layer is patterned to form a germanium hard mask. The dielectric layer is selectively etched through the germanium hard mask to form a dielectric hard mask over the

semiconductor substrate, which is subsequently etched through the dielectric hard mask. The germanium hard mask can be easily removed or stripped away by oxidizing the metallic germanium hard mask to transform it into a layer of germanium oxide and rinsing the semiconductor substrate in water. Thus, the removal process of the germanium hard mask has minimum effects on the semiconductor substrate. In a preferred embodiment, the germanium hard mask is removed before etching the semiconductor substrate to further protect the semiconductor devices to be fabricated thereon from any possible adverse effect. The thin metallic germanium layer can be patterned using a thin mask, e.g., a thin photo resist mask, which is preferred in the fabrication of semiconductor devices with small features. Therefore, the etching process of the present invention is suitable for fabricating high density and high performance semiconductor devices. In addition, the etching process of the present invention is that the etching process is simple, cost efficient, and compatible with existing semiconductor device fabrication processes.

CLAIMS

1. A method for etching a semiconductor substrate using a germanium hard mask, comprising the steps of:
forming a dielectric layer over a major surface of the semiconductor substrate;
depositing a layer of metallic germanium over the dielectric layer;
patterning the layer of metallic germanium to form the germanium hard mask;
selectively etching the dielectric layer through the germanium hard a mask to form an opening in the dielectric layer; and
selectively etching the semiconductor substrate through the opening in the dielectric layer.

2. The method as claimed in claim 1, further comprising the step of stripping away the layer of metallic germanium after performing the step of selectively etching the dielectric layer.

3. The method as claimed in claim 2, the step of stripping away the layer of metallic germanium including the steps of:
oxidizing the layer of metallic germanium to form a layer of germanium oxide therefrom; and
removing the layer of germanium oxide.

4. The method as claimed in claim 3, the step of removing the layer of germanium oxide including rising the semiconductor substrate in water.

5. The method as claimed in claim 2, the step of stripping away the layer of metallic germanium including stripping away the layer of metallic germanium before performing the step of selectively etching the semiconductor substrate.

6. The method as claimed in claim 1, the step of depositing a layer of metallic germanium including depositing the layer of metallic germanium having a thickness between approximately 40 nm and approximately 500 nm.

7. The method as claimed in claim 1, the step of patterning the layer of metallic germanium further including the steps of:
depositing a photo resist layer over the layer of metallic germanium;
exposing and developing the photo resist layer to form a photolithography image; and
etching the layer of metallic germanium through the photolithography image.

8. The method as claimed in claim 1, the step of forming a dielectric layer further including the steps of:
forming a pad oxide layer having a thickness between approximately 5 nm and approximately 30 nm over the major surface of the semiconductor substrate;
depositing a nitride layer having a thickness between 50 nm and approximately 300 nm over the pad oxide layer; and
depositing a mask oxide layer having a thickness between 800 nm and approximately 3,000 nm over the nitride layer.

9. A method for fabricating a semiconductor device, comprising the steps of:
forming a dielectric stack over a major surface of a semiconductor substrate;
depositing a metallic germanium layer over the dielectric stack;
patterning the metallic germanium layer to form a germanium hard mask over the dielectric stack;
etching the dielectric stack through germanium hard mask to form a dielectric hard mask over the major surface of the semiconductor substrate;
etching the semiconductor substrate through the dielectric hard mask;
forming doped regions in the semiconductor substrate; and
forming dielectric and conductive structures over the semiconductor substrate.

10. The method as claimed in claim 9, further comprising the step of stripping away the metallic germanium layer after the step of etching the dielectric stack and before the step of etching the semiconductor substrate.

11. The method as claimed in claim 10, wherein the step of stripping away the metallic germanium layer includes the steps of:
oxidizing the metallic germanium layer; and
rising the semiconductor substrate in water.

12. The method as claimed in claim 9, wherein the step of depositing a metallic germanium layer includes depositing the metallic germanium layer having a thickness between approximately 40 nm and approximately 500 nm in a chemical vapor deposition process.

13. The method as claimed in claim 9, wherein the step of patterning metallic germanium layer further includes the steps of:
depositing a photo resist layer over the metallic germanium layer;
exposing and developing the photo resist layer to form a photolithography image; and
etching the metallic germanium layer through the photolithography image.

14. The method as claimed in claim 9, wherein the step of forming a dielectric stack further includes the steps of:
forming a pad oxide layer having a thickness between approximately 5 nm and approximately 30 nm on the major surface of the semiconductor substrate;
depositing a nitride layer having a thickness between 50 nm and approximately 300 nm on the pad oxide layer; and
depositing a mask oxide layer having a thickness between 800 nm and approximately 3000 nm on the nitride layer.

15. A method for etching a semiconductor wafer, comprising the steps of:
providing the semiconductor wafer having a major surface;
forming a dielectric stack over the major surface of the semiconductor wafer;
forming a germanium hard mask over the dielectric stack;
etching the dielectric stack through germanium hard mask to form a dielectric hard mask over the major surface of the semiconductor wafer; and
etching the semiconductor wafer through the dielectric hard mask.

16. The method as claimed in claim 15, wherein the step of forming a germanium hard mask includes the steps of:
depositing a layer of metallic germanium having a thickness equal to or greater than approximately 40 nm over the dielectric stack;
patterning the layer of metallic germanium to form the germanium hard mask.

17. The method as claimed in claim 16, wherein the step of patterning the layer of metallic germanium further includes the steps of:
depositing a photo resist layer over the layer of metallic germanium;
patterning the photo resist layer to form a photolithography mask; and
etching the layer of metallic germanium through the photolithography mask.

18. The method as claimed in claim 16, further comprising the step of stripping away the germanium hard mask after etching the dielectric stack and before etching the semiconductor wafer.

19. The method as claimed in claim 18, wherein the step of stripping away the germanium hard mask includes the steps of:
oxidizing the layer of metallic germanium to convert the layer of metallic germanium into a layer of germanium oxide; and
removing the layer of germanium oxide.

20. The method as claimed in claim 19, wherein the step of removing the layer of germanium oxide includes rising the semiconductor wafer in water.

METHOD FOR ETCHING A SEMICONDUCTOR SUBSTRATE USING GERMANIUM HARD MASK

Abstract of the Disclosure

An etching process using germanium hard mask (25) includes forming a dielectric layer (15) over a major surface (11) of a semiconductor substrate (10) and depositing a metallic germanium layer (22) over the dielectric layer (15). The metallic germanium layer (22) is patterned through a photo resist (24) to form the germanium hard mask (25). The dielectric layer (15) is selectively etched through the germanium hard mask (25) to form a dielectric hard mask (35), through which the semiconductor substrate (10) is subsequently etched. After forming the dielectric hard mask (35), the germanium hard mask (25) is stripped away by oxidizing the metallic germanium hard mask (25) to transform it into a layer (27) of germanium oxide and rinsing the semiconductor substrate (10) in water to remove the germanium oxide layer (27). Preferably, the germanium hard mask (25) is removed before etching the semiconductor substrate (10).



FIG. 1



FIG. 2



FIG. 3



FIG. 4



FIG. 5



FIG. 6

EXPRESS MAIL EL046034266US

(JOINT INVENTORS)
Atty. Docket No.: BU9-99-197

Declaration and Power of Attorney for Patent Application

As a below named inventor, I hereby declare that::

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD FOR ETCHING A SEMICONDUCTOR SUBSTRATE USING GERMANIUM HARD MARK

the specification of which (check one)

[X] is attached hereto.

[ ] was filed on _____ as Application Serial No. _____ and was amended on _____

I hereby state that I have reviewed and understand the contents of the above- identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 (a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s): Number	Country	Day/Month/Year	Priority Claimed

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below .

Application Number	Filing Date

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title

(JOINT INVENTORS)
Atty. Docket No.: BU9-99-197

37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Applications:

Serial No.	Filing Date	Status

I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Mark F. Chadurjian Reg. No. 30,739	Richard A. Henkler Reg. No. 39,220	Richard M. Kotulak Reg. No. 27,712	James M. Leas Reg. No. 34,372
William D. Sabo Reg. No. 27,465	Eugene I. Shkurko Reg. No. 36,678	Robert A. Walsh Reg. No. 26,516	Howard J. Walter, Jr. Reg. No. 24,832
Christopher A. Hughes Reg. No. 26,914	Edward A. Pennington Reg. No. 32,588	John E. Hoel Reg. No. 26,279	Joseph C. Redmond, Jr. Reg. No. 18,573
Albert L. Schmeiser Reg. No. 30,681	Arlen L. Olsen Reg. No. 37,543	Charles T. Watts Reg. No. 16,564	S. Jared Pitts Reg No. 38,579
Jack P. Friedman Reg. No. 44,688	Diane E. Smith Reg. No. 40,180	Robert J. Mauri Reg. No. 41,180	John A. Merecki Reg. No. 35,812
Jared S. Goff Reg. No. 44,716			

Send all correspondence to: S. Jared Pitts
Schmeiser, Olsen & Watts
18 East University Dr., #101
Mesa, Arizona 85201

Direct Telephone Calls to: S. Jared Pitts
(480) 655-0073

(JOINT INVENTORS)
Atty. Docket No.: BU9-99-197

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(1) Inventor: Toshiharu Furukawa

Signature: Toshiharu Furukawa 6/21/2000
Date

Residence: 9 Oakwood Lane
Essex Junction, Vermont 05452

Citizenship: Japan

Post Office Address: Same as Residence

(2) Inventor: Mark C. Hakey

Signature: Mark C. Hakey 6/21/00
Date

Residence: 15 Bellows Street
Fairfax, Vermont 05454

Citizenship: United States of America

Post Office Address: Same as Residence

(3) Inventor: Steven J. Holmes

Signature: Steven J. Holmes 6/21/2000
Date

Residence: 127 Devino Road
Milton, Vermont 05468

Citizenship: United States of America

Post Office Address: Same as Residence

(JOINT INVENTORS)
Atty. Docket No.: BU9-99-197

(4) Inventor: David V. Horak

Signature: _____ 6/21/2000
Date

Residence: 47 Briar Lane
Essex Junction, Vermont 05452

Citizenship: United States of America

Post Office Address: Same as Residence

(5) Inventor: William H-L. Ma

Signature: _____ 6/21/2000
Date

Residence: 11 Carlson Terrace
Fishkill, New York 12524

Citizenship: United States of America

Post Office Address: Same as Residence